Form PTO-1449 (modified) AND

Ty/Y. DKT. NO. 5580-03000

SERIAL NO. 09/849,052

List of Patents and Publication PADEMAP PPLICANT: Rogenmoser, et al. Disclosure Statement

GROUP: AECEIVED

2124

(Use several sheets if necessary)			FILING DATE: May 4, 2001		216	AUG 2 8 2001				
		U	S. PATENT	DOCUMENTS	-	_	2007			
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	CLASS	97. Genter 214 appropriate			
ALL	A1	5,369,607	11/29/94	Okamoto		10 R	The state of the s			
201	A2	4,922,446	5/1/90	Zurawski, et al.		SMO.				
286	A3	5,867,407	2/2/99	Wolrich, et al.		18 AUG	2 7			
250	A4	5,920,493	7/6/99	Lau		Cent	100			
Alex	A5	5,957,997	9/28/99	Olson, et al.			26			
979	A6	6,085,208	7/4/00	Oberman, et al.			8			
	<u></u>	FOR	EIGN PATE	ENT DOCUMENTS	•					
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO			
				or, Title, Date, Pertinent P						
A	A7	E. Hokenek and R. K. Montoye, "Leading-zero anticipator in the IBM RS/6000 floating-point execution unit," IBM Journal of Research and Development, vol. 34, no. 1, pp. 71-77, January 1990.								
Æ	A8	N. T. Quach and M. J. Flynn, "Leading one prediction - implementation, generalization, and application," Technical Report No. CSL-TR-91-463, Computer Systems Laboratory, Stanford University, March 1991.								
	A9	Bruguera, et al., "Leading-One Prediction with Concurrent Position Correction," IEEE, Vol. 48, No. 10 October 1999, 8 pages.								
A	A10	Suzuki, et al., "Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition," IEEE, Vol. 31, No. 8, August 1996, 4 pages.								
A.	A11	SiByte, "Target Applications," http://sibyte.com/mercurian/applications.htm, January 15, 2001, 2 pages.								
\$1	A12	SiByte, "SiByte Technology," http://sibyte.com/mercurian/technology.htm, January 15, 2001, 3 pages.								
AR.	A13	SiByte, "The Mercurian Processor," http://sibyte.com/mercurian, January 15, 2001, 2 pages.								
AKS	A14	SiByte, "Fact Sheet," SB-1 CPU, October 2000, rev. 0.1, 1 page.								
ZA.	A15	SiByte, "Fact Sheet," SB-1250, October 2000, rev. 0.2, 10 pages.								
TA	A16	Stepanian, SiByte, "SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, June 13, 2000, 15 pages.								
经	A17	Jim Keller, "The Mercurian 10, 2000, 22 pages.	Processor: A Hi	igh Performance, Power-Effic	cient CMP fo	r Networkir	g," October			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner. SEP 1: 0. 200

Page 1 of 1

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement

ATTY. DKT. NO. 5580-03000

APPLICANT: Rogenmoser, et al.

SERIAL NO. 09/849,052

GROUP: 2632 2/24

(U	se severa	at sneets if necessary)	FILING DA	IE: May 4, 2001							
		<b>U</b>	.S. PATENT	DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE				
						RE	CEIVED				
						SEP	1 4 2001				
						Technolog	Center 2600				
	<u> </u>	FOR	EIGN PATE	NT DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO				
		OTHER ART (I	ncluding Author	r Title Date Pertinent Pa	ges. Etc.)						
21	OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  B1 Tom R. Halfhill, "SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance," Microdesign Resources, June 2000, Microprocessor Report, 4 pages.										
		1)									
						•					

D.H. Mulzahn **EXAMINER:** 

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.